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Abstract—We present the decomposition and implementation
of a loadable self-timed counter that can perform seamless mod-
ulo loading and counting operation. The challenges in designing
a loadable self-timed counter stem from the need to dynamically
reconfigure operations between the counter components to arrive
at the desired count modulo. The counter was decomposed
into a combination of parallel and interacting computing cells
as presented by Kessels. The binary equivalent for the count
modulo n determined the operation of each cell in relation to
its significance. Specification and verification of the counter are
by formal asynchronous design methods employing Petri Nets. A
5-bits loadable counter is implemented and fabricated in 350nm
CMOS process. Average power consumed at 3.3V for count 31 is
in the range 89µW to 157µW. The response time of the counter
after a load request is received ranges from 28.80ns to 32.71ns.
Such a counter is robust and presents a practical application in
timing systems like the Digital Pulse Width Modulator (DPWM)
used in a DC-DC converter with fine tune control. For example,
the DPWM design can sustain a variation of Vdd in the range of
3.3V to 1.8V maintaining its duty-cycle with a margin of error
in the range of 1% to 7%.
I. INTRODUCTION
Digital counters are widely employed in digital and mixed-
signal systems like the phase locked loop (PLL), timers and
in circuitry that requires frequency and pulse control. In
these applications, the counter functions as a programmable
modulo−n counter.
In a typical synchronous modulo−n counter, both the
counting and the modulo detection units are triggered by a
clock signal. The coarse nature of the clock can introduce
quantisation in the modulo−n counter operation, which may
affect its application in the overall systems. For example,
in a synchronous modulo−n counter based Digital Pulse-
Width Modulator (DPWM) employed in DC-DC converters,
quantisation from the clock can cause the converter to go
into a state called Limit Cycle Oscillation (LCO) [1], [2].
Increasing the resolution of the DPWM is one method used to
control or eliminate LCO. However, this may involve among
others, tuning the clock frequency. While this approach may
be sufficient, two factors to be considered are the time margins
of the gates [3] and part of power consumption that is affected
by the operating frequency [4].
In asynchronous systems, the absence of a global clock
means the system will operate in a fine-grained mode, thus
minimising quantisation while maintaining robustness [5]
and low dynamic power consumption. Therefore, it is vital
that a practical approach to realising a self-timed loadable
modulo−n counter is explored. This requires efficient decom-
position and specification of the loadable modulo−n counter.
Decompositions of asynchronous modulo−n counters have
been presented in [6]–[11]. In [6]–[8], a delay-insensitive
modulo−n counter was realised by decomposing it to a
combination of basic asynchronous elements like the toggle,
merge and join circuits. In [7], [8], a self-timed counter is
described that consists of toggles cascaded in series and a
completion detection circuit in a closed system. The counter
described in [6] is triggered by an event from the environment
which is acknowledged after the counter has changed its state
in response to the trigger by an output event in one of two
output channels. The other output channel is used to indicate
end of count operation. The counters presented in [6]–[8]
all have fixed structures and therefore can only perform a
statically predefined count modulo sequence.
In [9], [10], [12], the counter was decomposed into a
combination of interacting counter cells. In [9] a counter cell
is classified as either even or odd. The classification depends
on the value and position of its corresponding binary digit
for n. In [10], the counter cells were further decomposed and
shown to consist of both even and odd operations which can
be reconfigured to change the count modulo n.
The modulo−n counter decompositions presented in [9],
[10], [12] applied Horner’s method. Counter decomposition
using Horner’s method was first described by Kessesls in [13].
This paper adopts the work presented in [10]. The main
contributions of this paper are:
• Definition of the different conditions and range of pos-
sible even and odd operations in a counter cell. This
approach led to a reconfigurable counter operation.
• Specification of the counter cells operations using formal
models: Labeled Petri Nets (LPN) [14] at the high level
and Signal Transition Graphs (STG) [15] at the low level.
• Design of a control block which consists of interacting
control cells, each in a one-to-one configuration relation-
ship with the counter cells.
• Specifications of load channel encodings between in-
teracting control cell parts and configuration channel
encodings between each related control and counter cell
parts.
• Implementation of the specified counter in 350nm CMOS
technology. This involved technology mapping of synthe-
sised gates to AMS standard library.
II. MODULO−n COUNTER OVERVIEW
Fig. 1 shows the block diagram of the loadable modulo−n
counter denoted by Cn. A load request is sent to the counter
from the environment on input port Wi, and this causes the
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Fig. 1. Block Diagram of the Loadable Counter
counter to load n after which a load acknowledgement is sent
to the environment from the counter on output port Wia.
Loading n configures the internal operation of the counter to
produce n pulses on ar after which an end of count pulse is
produced on br.
The relationship between the loaded count modulo n and
the operation on output oports ar and br of counter Cn is
described by the regular expression 1, where n ≥ 1. The term !
denotes an output port.
Cn = (ar!
n br!)∗ (1)
Expression 1 does not provide sufficient information as to
the order of internal events on each output channel of Cn.
The aim here is to decompose the counter by expressing the
count modulo n such that the counting operation on ar channel
is distributed in a network of adjacent interacting cells. This
approach, helps us to arrive at a counter with bounded response
time on ar, and br outputs irrespective of the count modulo
n. Response time is viewed from the perspective of causality,
with events on ar caused by loading n while an event on br
caused by n events on ar.
III. DECOMPOSITION OF n USING HORNER’S METHOD
Horner’s method rewrites n, arriving at a suitable decompo-
sition as shown in equation 2 while preserving its value. This
decomposition approach was first presented by Kessels [13].
n = ((..((0× 2+ dN−1)2 + dN−2)2 + ..)2 + d1)2 + d0) (2)
Horner’s method also expresses n as an unsigned binary
number in the range dN−1 to d0. Here dN−1 is the Most Sig-
nificant Bit (MSB) and d0 is the Least Significant Bit (LSB).
A. Cells and Cell Parts of decomposed n
In (2), n is shown to consist of interacting blocks which are
in the form (×2 + di). Each block is referred to as a counter
cell and is denoted by ci.
Each cell can further be decomposed into two parts, a left
part CL which does the (×2) operation and a right part CR
which does the (+di) operation .
The number of bits N representing n is equal to the number
of counter cells in the decomposed n and it is given by
blog2nc+ 1.
The notations ci, its subparts and di denote the ith counter
cell and ith bit respectively. This method will be used through-
out this paper to name cells, cell parts and port names.
TABLE I
TABLE SHOWS OPERATION OF INACTIVE CELL PARTS AS SPACERS (-) IN
BOTH LEFT AND RIGHT PARTS.
N c2 c1 c0
Decimal Binary CL2 CR2 CL1 CR1 CL0 CR0
0 000 - - - - - -
1 001 - - - - 0 +1
2 010 - - 0 +1 ×2 P
3 011 - - 0 +1 ×2 +1
4 100 0 +1 ×2 P ×2 P
5 101 0 +1 ×2 P ×2 +1
6 110 0 +1 ×2 +1 ×2 P
7 111 0 +1 ×2 +1 ×2 +1
B. Operations of Cell Parts
Consider a counter implemented in silicon with NT total
number of counter cells, the range of values of n it can accept
is given by n ∈ [0..2NT − 1].
Table I illustrates a counter with NT = 3 cells, with the
range of numbers for n decomposed into cells with left and
right parts. The set of counter cells directly mapped to a valid
bit of n are the active cells involved in the computation of n.
The left and right part operations of an inactive cell are shown
as spacers "-" since they do not add to the count sequence.
The operation of CL for the most significant active cell
is always a zero operation (0 × 2). For all other active cells,
the operation of CL is always (×2). To realise a loadable
counter, CL operations of each cell must include a spacer (-)
operation, a ×2 and zero operations. The choice of operation
depends on the binary sequence of n. The only exception to
this is CLNT−1 which is the left part of the Most Significant
Cell (MSC) cNT−1 in the implemented counter. From Table I,
this cell part operates as either a spacer (-) when its corre-
sponding bit is a ’0’ or a Zero operation (0 × 2) when its
corresponding bit is a ’1’. The range of possible operations of
CL is referred to as EVEN Operations.
The operation of CR for an active cell ci adds the cor-
responding bit value di once to the count sequence. When
di = 0, nothing is added to the count sequence. In this
case, CRi operates as a channel for passing counts received
from CLi to CLi−1. This operation is referred to as a Pass (P)
operation as shown in Table I. To realise a loadable counter,
CR operations of each cell must include a spacer (-), a +1
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Fig. 2. Diagram illustrates concurrent operation in counter cells.
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Fig. 3. Block diagram of Loadable Modulo−n Counter.
and a P . The only exception to this is CRNT−1 of the Most
Significant Cell (MSC) in the counter which can operate as
either a spacer (-) when its corresponding bit is a ’0’ or a
+1 when its corresponding bit is a ’1’. The range of possible
operations of Cr is referred to as ODD Operations.
C. Concurrency in Decomposed Cn
The decomposition of n in (2) shows independent inter-
actions between CRi and CLi−1. This interaction occurs
concurrently across all cells. The result of each interaction
is communicated to an adjacent cell part CRi−1.
Consider the decomposition example for n = 5, decomposed
as (((0 × 2 + 1)2 + 0)2 + 1). Concurrent operation between
cells and cell parts in the counter is illustrated in Fig. 2.
In Fig. 2, dashed arrows between cell parts indicate data
flow direction. The new state of each counter cell part after
receiving input is shown in the row below, with solid arrows
used to reiterate the origin of data.
At the initial state, cell ci right part CRi independently
loads and computes the value of its corresponding bit. The
result of the computation is communicated to CLi−1. This
action occurs in parallel across the counter. The part CLi
doubles every data input and communicates the result to CRi.
This operation also occurs in parallel. The part CRi holds and
passes data received to part CLi−1. As numbers are shifted to
the right, counts begin to appear on the count output column,
which is the ar output of the counter.
So far, we have only considered counting operations on
the ar channel. Since an event on br can only occur after
completion of count on ar, we can start producing the br
signal from the left part of cN−1 to account for its zero
operation. This zero operation is represented by 1∗ in Fig. 2.
It occurs only on the br channel, and it is not doubled when
communicated within or without cell parts. It can only be
passed to a cell part that has completed its computation for n
on its ar channel. Hence, it appears on the br output of the
counter after n counts on its ar output.
The numbers shown in the count column are the counts
outputted resulting from the interaction of the counter cells.
The blank spaces between outputted counts do not model the
delay in the system.
IV. LOADABLE MODULO−n COUNTER
In Section III-B, we described the modulo−n counter and
the different operations each cell part can perform depending
on the binary sequence of n. Two main functions can be
intuitively identified in each counter cell. They are counting,
and configuration functions. The counting function of a cell
part is the even and odd operations earlier identified. The
configuration function can be described as the part of the
counter that determines from the binary sequence of n the
active cell parts and the correct even or odd operation for each
active cell part. We call the combination of cells dedicated to
performing the counting function the counter block and those
that perform configuration function we call the control block.
Fig. 3 shows the block diagram of the loadable modulo−n
counter. It contains a control and a counter block in a cell-to-
cell interaction. The control and counter blocks are each made
up of an equal number of cells. The wrapper shown in the
control block provides an interface between the environment
and the control cells on input Wi through which it receives
a load request and on output Wia through which it sends a
load acknowledgement.
In Fig. 3, a cell Ci is shown to consist of a control cell c′i
and a counter cell ci. The cells c′i and ci each consists of a left
part CL′i and CLi and a right part CR
′
i and CRi respectively.
Fig. 3 shows a high-level interaction between the cell parts,
using signal names in each cell part and an arrow to indicate
origin and destination of an action between each cell part. This
form is suitable for high-level specification of the cell parts
using LPN, in which signal names are used to represent events.
In asynchronous systems, a valid communication involves a
handshake between computing units. To specify CL′, CR′,
CL and CR using STG, the signal names are first refined
to request and acknowledge signals pairs, as shown in Fig. 4,
and then the operation of each part is specified using a 4-phase
handshake protocol [16].
ci
n1
1 i
n2
1 i
d0
i
c'i
Ci
Lo0'iLi0'i
Lo1'iLi1'i
Lia'i Loa'i
CL'i
Lo0iLi0i
Lo1iLi1i
Liai Loai
CR'i
ar'icr'i
br'idr'i
CLi
ba'ida'i
aa'ica'i
aricri
bridri
CRi
baidai
aaicai
n1
0 i
n2
0 i
n2
a i
n1
a i
C
d1
i
da
i
dL
a i
dR
a i
Single bit to dual-rail 
di
Lo0i+1
Lo1i+1
Loai+1
Li0'i-1
Li1'i-1
Lia'i-1
ari+1
bri+1
bai+1
aai+1
cri-1
dri-1
dai-1
cai-1
Fig. 4. Block diagram of cell parts showing refined signal names.
Table II lists the output and input signal names of each cell
part. The signal names are grouped under Request and Ac-
knowledgement actions. The direction of the arrow indicates
the origin (output signal) of a request or acknowledgement
action and its destination (input signal).
TABLE II
RELATIONSHIP BETWEEN REFINED SIGNAL NAMES OF FIG. 4.
Cell Parts Pairs Req (Out→ in) Ack (in← out)
CL′i : CR
′
i Lo0
′, Lo1′ → Li0, Li1 Loa′ ← Lia
CR′i : CL
′
i−1 Lo0, Lo1→ Li0′, Li1′ Loa← Lia′
CLi : CRi ar
′, br′ → cr, dr aa′, ba′ ← ca, da
CRi : CLi−1 ar, br → cr′, dr′ aa, ba← ca′, da′
V. SPECIFICATION OF COUNTER PARTS
In this section, the left and right parts of the counter cells
are specified. Two levels of specifications are used here. These
are high level using LPNs and low level using STGs.
Specifying each cell part operation using LPN, allows easy
modelling and verification of the counter operation by un-
folding of actions using signal names to describe interactions
between cell parts in a flow diagram of cause and effects.
The following terms or indicators used previously and in
the rest of the paper are described below:
• Channel: Input and output transitions cr′, cr and ar′,
ar occur on ar channel in which the count modulo n is
computed, while input and output transitions dr′, dr and
br′, br occur on br channel in which the zero operation
is computed.
• Choice: Refers to two input signals with the same pre-set
Place (P). If P contains a token, then an input transition
on one signal disables the other.
• Names and colouring: In all the diagrams the output,
input and internal signals are coloured blue, red and
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green, respectively. Signals of a left cell part (control or
counter) are indicated by an apostrophe.
• MSC and LSC: MSC refers to the most significant cell
in an implemented counter, denoted as c′NT−1 and cNT−1
while LSC refers to c′0 and c0 when used in the context
of control and counter cells respectively.
A. Counter Cell Parts
1) High Level Specification (LPN): In Fig. 2, each cell
part performed two non-mixing operations. They are the
computation for n operation and the zero operation. In this
section, our specification of each cell part accounted for both
operations on ar and br channels respectively. Each channel
in a counter cell part has an input port by which it receives
events from an adjacent cell part and an output port by which
effects of received events are sent to an adjacent cell part. The
ar channel has inputs cr′i, cri and outputs ar
′
i, ari for parts
CL and CR respectively. The br channel has inputs dr′i, dri
and outputs br′i, bri for parts CL and CR respectively.
On the left side of Fig. 5, two LPNs for CL are shown.
The first is a zero operation specified as an enabled br′ output
signal which can fire independently. The second is a ×2
operation, with a choice for an input event on cr′ and dr′.
An input event on cr′ results in two output events on ar′
while an input event on dr′ activates a pass channel for zero
operation resulting to an output event on br′.
On the right side of Fig. 5, two LPNs are shown for CR.
The first LPN is an enabled choice of pass operations. An
input event on cr or dr will result in an output event on ar or
br respectively. The second LPN is a +1 operation in which
an event on ar output is enabled and can fire independently.
This action enables a choice of pass operation on cr and dr.
An input event on cr results in an output event on ar and re-
enables the choice of pass operations, while an input event on
dr results in an output event on br after which +1 operation
is re-enabled.
2) Modeling of Decomposed Count Modulo 5 by Unfolding:
Fig. 6 is a decomposed modulo 5 counter showing its con-
stituent cell parts, their operations and LPNs. The interaction
between signal names of cell parts indicates the destination
and origin of an output event and input event in the LPNs
respectively. In the unfolding of events presented in Fig. 7,
this relationship is employed.
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Fig. 7. Unfolding of signal transition for count 5.
In the nomenclature used for the unfolding in Fig. 7, an
interaction between signals of two cell parts is given the output
signal name. For example in Fig. 6, the interaction between
CR2 and CL1 on the ar channel indicated by the output to
input connection (ar2 → cr′1), is named "ar2". The event ar2
in Fig. 7 means an output event on ar2 of CR2 consumed
tokens from P2 and P1′ and then placed a token in P21
while enabling ar′1 output.
An event between two interacting signals is shown to occur
when the pre-conditions of both signals are satisfied. For
example in Fig. 6, the interaction (br2 → dr′1) named br2 in
Fig. 7 could not be shown to occur until a valid input transition
on dr2 enabled br2 and a token is present at P1′.
In the unfolding of Fig. 7, it is assumed that all enabled
transitions will fire in minimal step bundle. This assumption
does not affect the method used to verify the functional
correctness of the decomposition and specification approach.
Transition events are grouped and shown in steps indicated by
the numbers on the left-hand side. The unfolding is explained
in the following steps:
Step 0: Each counter cell part is in its initial state as shown
in their LPNs in Fig. 6. Transitions br′2, ar2 and ar0 are
enabled.
Step 1: Transitions ar2 and ar0 fire. An output event on ar2
enables input and output transitions dr2 and ar′1 respectively.
An output event on ar0 enabled a choice of input transitions
dr0 or cr0. This ar0 event is also an output from the counter.
Step 2: Transition br′2 is shown to have fired in this step
because transition dr2 pre-condition was satisfied in step 1,
this enabled output transition br2. Transition ar′1 also fired in
this step, and consequently enabled transition ar1.
Step 3: Transition ar1 is shown to have fired in this step,
this action consumed a token from P0′ through input cr′0 and
consequently enabled transition ar′0 and placed a token in P1.
Step 4: Transition ar′1 and ar′0 fired in this step. Transition
ar′1 is the second ar
′
1 transition cas a result of ar2 transition
in step 1. This places a token on P1′ which is the initial state
of CL1. Transition event on ar′0 also enabled transition ar0
through input transition cr0 which was enabled in step 1.
The rest of the unfolding followed this pattern of token flow
as a result of interaction between enabled output and input
signals of two interacting cell parts. After five ar0 transitions,
a br0 transition occurred in line 13.
After the first ar0 transition event in step 1, the next ar0
transition event occurred after cr0 received an input event from
ar′0. From the graph of Fig. 7, ar
′
0 transition did not occur until
step 4. This is because CR1 operates as a Pass, requiring an
input event on cr1 to produce an output event on ar1. A chain
of causes and effects beginning from ar2 transition in step 1
unfolded until step 3 before ar′0 transition occurred in step 4,
thus the next transition on ar0 is shown in step 5.
The br′2 transition in step 2 is a zero operation which is
gradually passed through cell parts from the MSC to the LSC
on the br channel. The zero operations can only occur in the
br channel of a counter cell part after it as completed its
computation for n on the ar channel. This occurred in steps
2, 5, 8, 11, 12 and on the counter output (br0) in step 13.
In steps 2, 5, 8, 11, 12 and 13 each highlighted Place indi-
cates that cell part is in the initial state (token in initial place
and the cell part on its right has completed its computation
for n). This return to initial state action began from the MSB
cell left part, and gradually moved towards the LSB cell after
a cell part performs a zero operation.
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After completion of the first count sequence (output on b0),
a token is placed in P0 as shown in line 13. This action
enabled ar0 because the right cell operation of the LSB is a
(+1) thus, the second count sequence is started and shown in
the output on line 14. For an even count modulo, the first ar0
transition would not appear in step 1, because the LSC right
part does a pass operation and this requires an input transition
on cr0. After the first count sequence, a step is skipped before
the start of the next count sequence for the same reason.
The delay noticed after the first transition on ar0 in the first
count sequence is eliminated in subsequent count sequences
because as cell parts return to the initial state, transitions for
the next count sequence are enabled and can even fire before
the end of the active count sequence. This is shown in lines 9,
10, 12 and 13 where transitions events on ar2, br′2, ar
′
1 and
ar1 occurred respectively.
3) Low Level Specification (STG): The STGs of Fig. 9a
and Fig. 8a show even operations for CL, specified based on
the cell position. Namely, two main types of cells are singled
out: one is for the MSC and the other for all other cells. This
also applies to Fig. 9c and Fig. 8b for odd operations of CR.
Fig. 8a and Fig. 8b each show the combined even and odd
operations possible in a left and right cell part respectively.
The operation activated in a counter cell part is derived from
a combination of input transitions on the ar or br channels
and a configuration input from its respective control cell part.
The configuration inputs for counter cell left part are n10 and
n11, while for counter cell right part are n20 and n21.
For example, in Fig. 8a, input transitions cr′+ and n11+
activate the ×2 operation on ar channel of CL. This results in
two ar′+ events. Similarly, input transitions dr′+ and n10+
enable the zero operation on br channel of CL and this causes
br′+ transition. A combination of input transitions on dr′+ or
cr′+ and n11+ opens a pass operation on br or ar channels
respectively. Details of configuration command encoded from
each control cell part are shown in the next section.
VI. CONTROL BLOCK SPECIFICATION
The wrapper and control block cell parts were specified in
a top-down approach using high-level and low-level specifica-
tions. However, due to lack of space, this section only shows
the wrapper STG and each control cell part configuration
command to a counter cell part, conditions and encodings.
A. The Wrapper STG
The wrapper interfaces with the environment in a four-phase
communication protocol by relaying a load request from the
environment on input Wi to CL′NT−1 on its Lo output. This
load request is propagated through the control cell parts along
the load channel to CR′0 which interacts with the wrapper on
input Li to relay a load acknowledgement to the environment,
see Fig. 3. The STG of the wrapper is shown in Fig. 10a.
After a four-phase handshake communication between
wrapper and environment, a new/previous count modulo n
can be set and a new load request issued, even when the
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Fig. 10. STG and Circuit of the Wrapper.
previous count sequence is still active in the counter block.
The new load request and count configuration effectively starts
from the MSC left cell part and is propagated towards the
LSC right part as each cell part completes its computation
for the previously loaded n. The specification of four phase
communication protocol between interacting cell parts ensures
hazard free transition between successive count sequence for
each new load request.
B. Control Block Left and Right Cell Configuration Command
Specifications
For cell NT − 1
Left Part (Refinement: Single-rail n1 = n10)
n1 =
{ − if di = 0 : (n1 = "0")
0 if di = 1 : (n1 = "1")
Right Part (Refinement: Single-rail n2 = n21)
n2 =
{ − if di = 0 : (n2 = "0")
+1 if di = 1 : (n2 = "1")
For 0 ≤ i < NT − 1
Left Part Control (Refinement: Dual-rail n1 = n10, n11)
n1 =
 − if ∀j ≥ i : dj = 0 : n1 = "00"0 if ∀j > i : dj = 0 ∧ di = 1 : n1 = "10"×2 if ∃j > i : dj = 1 : n1 = "01"
Right Part (Refinement: Dual-rail n2 = n20, n21)
n2 =
 − if ∀j ≥ i : dj = 0 : n2 = "00"P if ∃j > i : dj = 1 ∧ di = 0 : n2 = "10"
+1 if di = 1 : n2 = "01"
C. Control Block Left and Right Cell Load Request Specifica-
tions
Load request between control cell parts is encoded in
dual-rail. The conditions and encodings for "Lo0′Lo1′" and
"Lo0Lo1" are:
• "00": if Load Req = 0
• "10": if ∀j ≥ i : dj = 0 ∧ Load Req = 1
• "01": if ∃j ≥ i : dj = 1 ∧ Load Req = 1
The load request between a control cell part and the wrapper
is encoded in single-rail, as shown by the STG in Fig. 10a.
VII. IMPLEMENTATION AND MEASUREMENT RESULTS
The circuits of each cell part were synthesized from their
STGs using the WORKCRAFT toolset (https://workcraft.org/).
Figs. 9b and 10b show the synthesized circuits for CLNT−1
and the wrapper respectively. The circuits were modified with
extra logic gates to provide controlled reset inputs.
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Fig. 11. Die photo of modulo−n counter.
Two five bits loadable self-timed modulo−n counters were
implemented in 350nm AMS CMOS Technology using stan-
dard cells from AMS library. Fig. 11 shows the die photo of
the fabricated counters. It contains two identical loadable self-
timed modulo−n counters. The area consumed by a control
and counter block is 40µm2 and 30µm2 respectively.
A. Measurement Results
An FPGA was used to produce an acknowledgement for
count outputs on ar and br channels in a four-phase handshake
interaction with the counter. The time to produce and withdraw
an acknowledgement was controlled.
Fig. 12 shows seamless count transition from count modulo
3 to count modulo 15 in which the counter starts the next
count sequence after the end of its active operation.
Table III shows the response time of the counter obtained
from the post-layout simulation at 3.3V. The pattern for even
and odd numbers under the ar → br column can be explained
by the different traces for zero channel operation in Fig. 8b
that requires a different combination of logic gates. The trace
n21+, dr+ occurs only for odd numbers, while the trace
n20+, dr+ occurs for even numbers.
Fig. 13 show plots of the average power consumption of the
counter for all thirty-one count sequences at different supply
voltage for 1µs and 5µs acknowledgement delays, respectively.
The power consumption was measured for a single counter and
excludes power consumption of the pads.
Transition 
3 to 15
ar
br
Fig. 12. Oscillogram showing seamless transition from count 3 to count 15.
(a) Average Power at acknowledgement delay of 1µs. (b) Average Power at acknowledgement delay of 5µs.
Fig. 13. Average power consumption for the counters when the acknowledgement to ar and br events is delayed for 1µs and 5µs.
TABLE III
RESPONSE TIME
Count Response Time (ns)
Load→ ar ar → br
4 28.80 5.17
8 31.06 5.17
15 32.30 5.07
16 30.97 5.17
31 32.71 5.07
For a given ack-delay and count sequence, the counter
operated at a fixed frequency for different voltages. For the
two ack-delays, the longer the delay, the lower the average
power consumed. At 3.3V the average power for counts 9, 18,
31 are 169µW, 117µW, 157µW and 86µW, 30µW, 89µW @
1µs and 5µs ack-delay, respectively.
TABLE IV
COMPARISON WITH PREVIOUS SELF-TIMED COUNTERS
Paper Decomposition Loadable Avg. Pwr.
[6]–[8] Async. Fragments No N/A
[9] Distributed Cells N/A <5mW @ 80MHz
[13] Distributed Cells N/A N/A
This paper Distributed Cells Yes 169µW @ 3.3V
VIII. CONCLUSION
We presented the decomposition and specification of a
loadable modulo−n counter into a linear array of interacting
control and counter cells. The decomposition into array of
counter cells was originally presented by Kessels [13], the
counter cells can perform even and odd operations. The control
cells determine from the binary input of the count modulo n,
the correct even and odd operation of each counter cell. The
counter cells were specified using formal Petri Net models,
which allowed verification and synthesis of the decomposed
counter. The loadable modulo−n counter was implemented in
350nm CMOS technology. It operates correctly over a wide
range of voltages and can perform seamless count transition.
We used this counter in a fine-tunable DPWM circuit that
produces constant duty ratio over a range of voltage supply
with a controllable marginal error of 1% to 7%.
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